

RV1126_RV1109_BATTERY_IPC_SMARTBELL_REF_V11

Quick start solution

RV1126_RV1109 Main difference		
	RV1126	RV1109
CPU	Quad A7	Dual A7
NPU	2.0Tops	1.2Tops
ISP	14M Pixel	5M Pixel

Reference Design Main Functions Introduction	
Power	Discrete Power
RAM	EMMC/SLC NAND FLASH/SPI FLASH
ROM	DDR3L/DDR3/LPDDR3/LPDDR4
Interface	SDMMC/SDIO/CIF/MIPI_DSI/MIPI_CSI0/ MIPI_CSI1/I2S/USB/ADC


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_REF		
File:	00.Cover Page		
Date:	Tuesday, September 26, 2023	Rev:	V1.1
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	1 of 34

Table of Content

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	03.Block Diagram
Page05	04.Power Sequence
Page06	05.I2C MAP
Page07	06.IO Power Domain Map
Page08	10.RV1126/1109 Power/GND
Page09	11.RV1126/1109 OSC/PLL/PMUIO
Page10	12.RV1126/1109 DRAM Controller
Page11	13.RV1126/1109 Flash/SD
Page12	14.RV1126/1109 USB Controller
Page13	15.RV1126/1109 SARADC
Page14	16.RV1126/1109 VideoInput
Page15	17.RV1126/1109 VideoOutput
Page16	18.RV1126/1109 Audio
Page17	23.Discrete Power for System
Page18	24.Discrete Power for Camera
Page19	25.Wakeup Power/Charge
Page20	26.USB OTG
Page21	30.RAM DDR3 96P 2X16bit DD6(option)
Page22	31.RAM LPDDR3 178P
Page23	32.RAM DDR4 96P 2X16bit(option)
Page24	33.RAM LPDDR4 200P(option)
Page25	40.Flash eMMC Flash
Page26	41.Flash Nand Flash(option)
Page27	42.Flash-Micro-SD Card
Page28	43.Flash SPI Flash(option)
Page29	45.VI-Camera CIF
Page30	47.VI-Camera MIPI-CSI
Page31	49.IRC/IR LED/Light sensor
Page32	62.WIFI Module
Page33	70.Audio Port
Page34	99.MARK

Index and Notes

Note

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

Generate Bill of Materials


Header:

Item\Part\Description\PCB Footprint\Reference\Quantity\Option

Combined property string:


{Item}\{Value}\{Description}\{PCB Footprint}\{Reference}\{Quantity}\{Option}


Graphic Description



Revision History


Version	Date	Author	Change Note	Approved
V1.0	2020.07.13	Liyh	RV1126_RV1109_BATTERY_IPC_SMARTBELL_REF_V10	
V1.1	2020.09.28	Liyh	RV1126_RV1109_BATTERY_IPC_SMARTBELL_REF_V11 Update: 1. For saving power consumption, NPU and VEPU are supplied separately. 2. For saving power consumption, the AVDD and DVDD of the camera module are powered by DCDC instead of LDO. 3. The change of audio : Es8311 can support the loop-back function, so the hardware loop-back circuit can be deleted and the single ended MIC can be change to the difference mic.	

 Rockchip Electronics Co., Ltd 瑞芯微电子	
Project:	RV1126_REF
File:	02.Revision History
Date:	Tuesday, September 26, 2023
Designed by:	Yanhong.Li
Reviewed by:	<Checker>
Rev:	V1.1
Sheet:	3 of 34




Rockchip 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_REF		
File:	03.Block Diagram		
Date:	Tuesday, September 26, 2023	Rev:	V1.1
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	4 of 34		

Wakeup Power and Sources




System Power



The reference power on sequence of discrete power


Power Name	Power Channel	Time Slot	Default voltage	Supply Limit	Peak Current
VCC 0V8	LDO	Slot: 1	0.8V	0.5A	
VDD LOGIC	BUCK	Slot: 2	0.8V	2.0A	1.75A
VDD ARM	BUCK	Slot: 2	0.8V	1.0A	0.73A
VDD NPU	BUCK	Slot: 2	0.8V	3.0A	2.11A
VDD VEPU	BUCK	Slot: 2	0.8V	2.0A	1.0A
VCC 1V8	LDO	Slot: 3	1.8V	2.0A	
VCC DDR	BUCK	Slot: 4	1.2V	0.4A	
VCC 3V3	BUCK	Slot: 5	3.3V	2.0A	
VCC1V8 DOVDD	LDO		1.8V	0.5A	
VCC1V2 DVDD	BUCK		1.2V	0.5A	
VCC2V8 AVDD	BUCK		2.8V	0.5A	
RESET					

NOTE:VCC_DVDD and VCC_AVDD according to camera sensor voltage

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_REF		
File:	04.Power Sequence		
Date:	Tuesday, September 26, 2023	Rev:	V1.1
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	5 of 34


I2C MAP

Port	Bus Name	Domain	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Slave Bus Capability	Note
I2C0	I2C0_SCL I2C0_SDA	PMUIO1	VCC_3V3	HYM8563			
				CW2015			
I2C1	I2C1_SCL I2C1_SDA	VCCIO4	VCC_1V8	MIPI Camera			
				CIF Camera			
I2C4	I2C4_SCL_M1 I2C4_SDA_M1	VCCIO7	VCC_3V3	ES8311	0x18		
I2C5	I2C5_SCL_M0 I2C5_SDA_M0	VCCIO5_VDD	VCC_3V3	CM32181A3OP	0x48		

 Rockchip Electronics Co., Ltd	
Project:	RV1126_REF
File:	05.I2C MAP
Date:	Tuesday, September 26, 2023
Designed by:	Yanhong.Li
Reviewed by:	<Checker>
Rev:	V1.1
Sheet:	6 of 34


IO Power Domain Map

IO Domain	IO Group	Support of IO Voltage		Default Actual assigned IO Domain Voltage		Notes
		1.8V	3.3V	Net Name of Power Supply	Voltage	
PMUIO0	<i>GPI00A</i>	✓	✓	VCC_1V8	1.8V	
PMUIO1	<i>GPI00BC</i>	✓	✓	VCC_3V3	3.3V	
VCCIO1	<i>GPI00CD/GPI01A</i>	✓	✓	VCCIO_FLASH	1.8V	<i>GPI00_B3/FLASH_VOL_SEL pin defined as a set pin for VCCIO1.</i>
VCCIO2	<i>GPI01AB</i>	✓	✓	VCCIO_SD	3.3V	
VCCIO3	<i>GPI01BCD</i>	✓	✓	VCC_1V8	1.8V	
VCCIO4	<i>GPI01D/GPI02A</i>	✓	✓	VCC_1V8	1.8V	
VCCIO5	<i>GPI02ABCD/GPI03A</i>	✓	✓	VCC_3V3	3.3V	
VCCIO6	<i>GPI03ABC</i>	✓	✓	VCC_1V8	1.8V	
VCCIO7	<i>GPI03D/GPI04A</i>	✓	✓	VCC_3V3	3.3V	





 Rockchip Electronics Co., Ltd	
Project:	RV1126_REF
File:	06.IO Power Domain Map
Date:	Tuesday, September 26, 2023
Designed by:	Yanhong.Li
Reviewed by:	<Checker>
Rev:	V1.1
Sheet:	7 of 34

Power


U1000N
RV1126
BGA409 14R00X14R00X0R90




NOTE:
If any power domain of vccio 1 ~ vccio 7 is used,
then VCCIO_VDD_1V8 must be connected to 1.8V power supply





U10000
RV1126
BGA409 14R00X14R00X0R90



 Rockchip Electronics Co., Ltd 瑞芯微电子	
Project:	RV1126_REF
File:	10.RV1126/1109_Power/GND
Date:	Tuesday, September 26, 2023
Designed by:	Yanhong.Li
Reviewed by:	<Checker>
Rev:	V1.1
Sheet:	8 of 34

OSC/PLL/PMUIO

U1000K
RV1126
BGA409 14R00X14R00X0R90



NOTE:
 POW_HOLD must use GPIO0_A0.
 SOC_GPIO_BELL must use GPIO0_A5.


NOTE:
 The power domain configuration of GPIO should match the actual power supply.

Rockchip 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_REF		
File:	11.RV1126/1109_OSC/PLL/PMUIO		
Date:	Tuesday, September 26, 2023	Rev:	V1.1
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	9 of 34

USB Controller

U1000M
RV1126
BGA409 14R00X14R00X0R90

USB 2.0



USB2.0 design rules:

1. Max intra-pair skew <4ps
2. Max trace length<6inchs
3. Max allowed via <6
4. Trace impedance 90ohm+/-10%
5. The distance between other signals follows the 3W rule.






Rockchip Electronics Co., Ltd

Project:	RV1126_REF		
File:	14.RV1126/1109_USB Controller		
Date:	Tuesday, September 26, 2023	Rev:	V1.1
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	12 of 34

SARADC


U1000C
RV1126
BGA409_14R00X14R00X0R90



 Rockchip Electronics Co., Ltd 瑞芯微电子			
Project:	RV1126_REF		
File:	15.RV1126/1109_SARADC		
Date:	Tuesday, September 26, 2023	Rev:	V1.1
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	13 of 34

CIF Interface


U1000F
RV1126
BGA409 14R00X14R00X0R90



BT1120 RX	DATA:CIF_DATA[15:0] Y[0:7]:CIF_DATA[8:15] Cb[0:7]:CIF_DATA[0:7] CLOCK:CIF_CLKIN
12bit CIF camera	CameraCIF[12:0]:CIF_DATA[15:4] XCLK:CIF_CLKOUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC
10bit CIF camera	CameraCIF[10:0]:CIF_DATA[15:6] XCLK:CIF_CLKOUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC
8bit CIF camera	CameraCIF[8:0]:CIF_DATA[15:8] XCLK:CIF_CLKOUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC

NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.



NOTE:
The power domain configuration of GPIO should match the actual power supply.



MIPI-CSI Interface



MIPI CSI RX0 and MIPI CSI RX1 power pins are adjacent, so they share a decoupling capacitor
All the power filter capacitors should be placed close to the power pins of SOC.

U1000H
RV1126
BGA409 14R00X14R00X0R90



I2C/SPI/MIPI-CLK

U1000G
RV1126
BGA409 14R00X14R00X0R90



NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.

NOTE:
The power domain configuration of GPIO should match the actual power supply.

Rockchip 瑞芯微电子 Rockchip Electronics Co., Ltd


Project: **RV1126_REF**

File: **16.RV1126/1109_VideoInput**


Date: Tuesday, September 26, 2023 Rev: V1.1

Designed by: Yanhong.Li Reviewed by: <Checker> Sheet: 14 of 34

LCDC/RGMII/PWM




BT1120 TX	DATA:LCDC_DATA[15:0] Y[0:7]:LCDC_DATA[8:15] Cb[0:7]:LCDC_DATA[0:7] CLOCK:LCDC_CLK
6bit Serial RGB	DATA:LCDC_DATA[5:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
8bit Serial RGB	DATA:LCDC_DATA[7:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
16bit Parallel RGB(RGB656)	R[4:0]:LCDC_DATA[15:11] G[5:0]:LCDC_DATA[10:5] B[4:0]:LCDC_DATA[4:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
18bit Parallel RGB(RGB666)	R[5:0]:LCDC_DATA[17:12] G[5:0]:LCDC_DATA[11:6] B[5:0]:LCDC_DATA[5:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
24bit Parallel RGB(RGB888)	R[7:0]:LCDC_DATA[23:16] G[7:0]:LCDC_DATA[15:8] B[7:0]:LCDC_DATA[7:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN



NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.


NOTE:
The power domain configuration of GPIO should match the actual power supply.


MIPI-DSI Interface



12 OTG_DET_1V8

POWER INPUT




 Rockchip Electronics Co., Ltd 瑞芯微电子	
Project:	RV1126_REF
File:	26.USB OTG
Date:	Tuesday, September 26, 2023
Designed by:	Yanhong.Li
Reviewed by:	<Checker>
Rev:	V1.1
Sheet:	20 of 34


Discrete Power

Discrete power supply is recommended for the following solutions:
 1) Less peripheral equipment and less power supply
 2) Small PCB space
 3) The following discrete power supply solutions can reduce some devices according to the actual products, Please read the notes on the power supply below.

Power Sequence: 1 VCC_0V8




Power Sequence: 3 VCC_1V8




Power Sequence: 2 VDD_LOGIC




Power Sequence: 4 VCC_DDR




Power Sequence: 2 VDD_ARM



Power Sequence: 5 VCC_3V3




Power Sequence: 2 VDD_NPU_VEPU



VDD_LOG/NPU/VEPU power supply selection	R2314	R2316	R2317	R2318	Voltage range	NOTE
VDD_LOG/NPU/VEPU three-way merge	24k	12k	330k	OR	0.72V~0.88V	(1)
only VDD_NPU_VEPU is powered together	11k	24k	130k	NC	0.718V~0.975V	(2)

NOTE:
 (1) Logic is combined with NPU and vepu; the maximum voltage is only 0.88V, which makes the frequency of NPU not run very high. It is only suitable for rv1109 and rv1126 without NPU high performance.
 (2) Only NPU is combined with vepu; it is only suitable for rv1109 and rv1126.




If you use a discrete solution, the power supply can be connected directly and the resistance can be removed.

eMMC

NOTE:
Refer to the latest AVL for parts selection.

NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.



NOTE:
R4000 place close to SOC

NOTE:
Reserve testpoint for firmware update,
In the power on phase, if FLASH_D0= 0V,
the system will enter the maskROM mode

		U4000B KLMAG2GEAC BGA153_13R10X11R60X1R00_2L	
A1	NC1	RF01	NC196
A2	NC2	E8	NC195
A8	NC8	RF03	NC194
A9	NC9	G10	NC193
A10	NC10	RF05	NC191
A11	NC11	K6	NC190
A12	NC12	RF07	NC184
A13	NC13	P7	NC184
A14	NC14	RF08	NC183
		RF09	
B1	NC15		NC182
B7	NC21		NC181
B8	NC22		NC180
B9	NC23		NC179
B10	NC24		NC178
B11	NC25		NC177
B12	NC26		NC176
B13	NC27		NC175
B14	NC28		NC174
			NC173
			NC172
			NC171
			NC169
C1	NC29		
C3	NC31		NC168
C5	NC33		NC167
C7	NC35		NC166
C8	NC36		NC165
C9	NC37		NC164
C10	NC38		NC163
C11	NC39		NC162
C12	NC40		NC161
C13	NC41		NC160
C14	NC42		NC159
			NC158
			NC157
			NC156
			NC155
D1	NC43		
D2	NC44		
D3	NC45		
D4	NC46		NC154
D12	NC54		NC153
D13	NC55		NC152
D14	NC56		NC151
			NC150
E1	NC57		NC149
E2	NC58		NC148
E3	NC59		NC147
E12	NC68		NC146
E13	NC69		NC145
E14	NC70		NC144
			NC143
			NC142
			NC141
F1	NC71		
F2	NC72		
F3	NC73		
F12	NC82		NC140
F13	NC83		NC139
F14	NC84		NC138
			NC137
			NC136
			NC135
			NC134
			NC133
			NC132
			NC131
			NC130
			NC129
			NC128
			NC127
G1	NC85		
G2	NC86		
G12	NC96		NC126
G13	NC97		NC125
G14	NC98		NC124
			NC123
			NC122
			NC121
			NC120
			NC119
			NC118
			NC117
			NC116
			NC115
			NC114
			NC113
			NC112
			NC111
			NC110
			NC109
			NC108
			NC107
			NC106
			NC105
			NC104
			NC103
			NC102
			NC101
			NC100
			NC99
			NC98
			NC97
			NC96
			NC95
			NC94
			NC93
			NC92
			NC91
			NC90
			NC89
			NC88
			NC87
			NC86
			NC85
			NC84
			NC83
			NC82
			NC81
			NC80
			NC79
			NC78
			NC77
			NC76
			NC75
			NC74
			NC73
			NC72
			NC71
			NC70
			NC69
			NC68
			NC67
			NC66
			NC65
			NC64
			NC63
			NC62
			NC61
			NC60
			NC59
			NC58
			NC57
			NC56
			NC55
			NC54
			NC53
			NC52
			NC51
			NC50
			NC49
			NC48
			NC47
			NC46
			NC45
			NC44
			NC43
			NC42
			NC41
			NC40
			NC39
			NC38
			NC37
			NC36
			NC35
			NC34
			NC33
			NC32
			NC31
			NC30
			NC29
			NC28
			NC27
			NC26
			NC25
			NC24
			NC23
			NC22
			NC21
			NC20
			NC19
			NC18
			NC17
			NC16
			NC15
			NC14
			NC13
			NC12
			NC11
			NC10
			NC9
			NC8
			NC7
			NC6
			NC5
			NC4
			NC3
			NC2
			NC1
			NC0
			NC99
			NC98
			NC97
			NC96
			NC95
			NC94
			NC93
			NC92
			NC91
			NC90
			NC89
			NC88
			NC87
			NC86
			NC85
			NC84
			NC83
			NC82
			NC81
			NC80
			NC79
			NC78
			NC77
			NC76
			NC75
			NC74
			NC73
			NC72
			NC71
			NC70
			NC69
			NC68
			NC67
			NC66
			NC65
			NC64
			NC63
			NC62
			NC61
			NC60
			NC59
			NC58
			NC57
			NC56
			NC55
			NC54
			NC53
			NC52
			NC51
			NC50
			NC49
			NC48
			NC47
			NC46
			NC45
			NC44
			NC43
			NC42
			NC41
			NC40
			NC39
			NC38
			NC37
			NC36
			NC35
			NC34
			NC33
			NC32
			NC31
			NC30
			NC29
			NC28
			NC27
			NC26
			NC25
			NC24
			NC23
			NC22
			NC21
			NC20
			NC19
			NC18
			NC17
			NC16
			NC15
			NC14
			NC13
			NC12
			NC11
			NC10
			NC9
			NC8
			NC7
			NC6
			NC5
			NC4
			NC3
			NC2
			NC1
			NC0
			NC99
			NC98
			NC97
			NC96
			NC95
			NC94
			NC93
			NC92
			NC91
			NC90
			NC89
			NC88
			NC87
			NC86
			NC85
			NC84
			NC83
			NC82
			NC81
			NC80
			NC79
			NC78
			NC77
			NC76
			NC75
			NC74
			NC73
			NC72
			NC71
			NC70
			NC69
			NC68
			NC67
			NC66
			NC65
			NC64
			NC63
			NC62
			NC61
			NC60
			NC59
			NC58
			NC57
			NC56
			NC55
			NC54
			NC53
			NC52
			NC51
			NC50
			NC49
			NC48
			NC47
			NC46
			NC45
			NC44
			NC43
			NC42
			NC41
			NC40
			NC39
			NC38
			NC37
			NC36
			NC35
			NC34
			NC33
			NC32
			NC31
			NC30
			NC29
			NC28
			NC27
			NC26
			NC25
			NC24
			NC23
			NC22
			NC21
			NC20
			NC19
			NC18
			NC17
			NC16
			NC15
			NC14
			NC13
			NC12
			NC11
			NC10
			NC9
			NC8
			NC7
			NC6
			NC5
			NC4
			NC3
			NC2
			NC1
			NC0
			NC99
			NC98
			NC97
			NC96
			NC95
			NC94
			NC93
			NC92
			NC91
			NC90
			NC89
			NC88
			NC87
			NC86
			NC85
			NC84
			NC83
			NC82
			NC81
			NC80
			NC79
			NC78
			NC77
			NC76
			NC75</

M9900
MARK



M9901
MARK



M9903
MARK



M9904
MARK





Rockchip Electronics Co., Ltd

Project:	RV1126_REF		
File:	99.MARK/HOLE		
Date:	Tuesday, September 26, 2023	Rev:	V1.1
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	34 of 34

Entrance Gate Solution

4 lane dual LVDS/MIPI Camera



 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_REF		
File:	48.Dual Sub-LVDS Camera(IR+RGB)		
Date:	Tuesday, September 26, 2023	Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	39 of 54

Audio3 for Discrete Power solution

NOTE: IO level=3.3V ,VCCIO7_VDD=3.3V

NOTE:
 1. The MIC IN of ES8311 is recommended to use differential MIC.
 2. There is a loopback funtion inside ES8311, so the hardware loopback circuit can be deleted outside.
 3. If the audio solution is changed, the loopback circuit will need to use.
 Here is the differential LOOP BACK circuit for reference.

